user:bondanr
created:May 20, 2026
karma:1
about:

Developer of Xezim, a SystemVerilog simulator targeting modern SV support, RTL performance, and AI-readable debug traces through XTrace. Background in CPU design, RISC-V, verification, synthesis, and AI-native semiconductor design flows.